

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/719,192	11/21/2003	Seung-Kwon Baek	5649-1185	2998
7590 08/22/2007			EXAMINER	
Mitchell S. Bigel Myers Bigel Sibley & Sajovec, P.A.			MALEK, LEILA	
P.O. Box 37423 Raleigh, NC 27			ART UNIT	PAPER NUMBER
runoign, rvo 27			2611	
			-	······
			MAIL DATE	DELIVERY MODE
			08/22/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
	10/719,192	BAEK ET AL.			
Office Action Summary	Examiner	Art Unit			
	Leila Malek	2611			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status					
1) ☐ Responsive to communication(s) filed on 22 M 2a) ☐ This action is FINAL . 2b) ☐ This 3) ☐ Since this application is in condition for alloware closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro				
Disposition of Claims	•				
4) Claim(s) 1-19 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) 8-11 is/are allowed. 6) Claim(s) 1-7 and 12-19 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement.					
Application Papers					
9) ☐ The specification is objected to by the Examine 10) ☑ The drawing(s) filed on 22 May 2007 is/are: a) Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) ☐ The oath or declaration is objected to by the Ex	☑ accepted or b)☐ objected to be drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate			

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed on 05/22/2007 have been fully considered but they are not persuasive.

Applicant's Argument: Applicant argues that Schmidl fails to disclose "an input buffer that is configured to temporarily store the first data; a memory bank that is configured to store the first long preamble".

Examiner's Response: Examiner asserts that as shown in figure 5, Schmidl discloses a Fast Fourier Transform (FFT) processor for processing an Orthogonal Frequency Division Multiplexing (OFDM) signal having a symbol (see the abstract), the symbol including a first long preamble (first training symbol has been interpreted as first long preamble) and first data, the FFT processor comprising: an input buffer that is configured to temporarily store the first data (122 in figure 5); a memory that is configured to store the first long preamble (122 in figure 5, note that the symbol includes data and training symbol (i.e. preamble), page 16, lines 3-36); and an FFT unit that is configured to transform the first long preamble in the memory into a second long preamble in a frequency domain and to store the second long preamble back into the memory, to transform the first data that is temporarily stored in the input buffer into second data in the frequency domain and to store the second data into the memory (blocks 122 and 126 in figure 5). Inputs q_i and p_i are the complex value samples of the OFDM signal and therefore they include a combination of data and preamble.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Busching et al. (hereafter, referred as Busching) (US 5,778,073), in view of Schmidl et al. (hereafter, referred as Schmidl) (US 5,732,113).

As to claim 1, Busching discloses a receiver apparatus (see Fig. 5), wherein means are provided at the receiver for detection of the preamble within the received information signal. Busching discloses a timing acquisition section that is configured to output a timing signal in response to detection of an end point of the first long preamble (see Fig. 5, block 44). Busching discloses that such means (preamble detection means) initiates (i.e. interpreted as having at least one control signal), as a function of a defined section of the preamble (i.e. end of the preamble, (see column 6, line 19-20)), calculation of the filter coefficients for the frequency domain equalizer filter (see column 11, lines 41-44) in a higher-level computation unit to initialize decryption of the information signal by activating a clock synchronization device (see column 3, lines 27-36). Busching further discloses that the pulse response and the coefficient set for the equalizer filter 51 are calculated with the aid of an FFT (see column 11, lines 40-44). Therefore inherently FFT and equalizer's operation have been controlled by control signals based one the detection of the preamble in the input signal. Busching does not

Art Unit: 2611

expressly disclose that the equalizer synchronizes the output of the signal converter in with a clock frequency of the fast Fourier transform processor, and outputs a synchronized second long preamble and second data. However it would have been obvious to one of ordinary skill in the art at the time of invention to synchronize the output of the signal converter with a clock frequency of the FFT to synchronously process the data and preamble and therefore prevent having overflows of data. Busching discloses all the subject matters claimed in claim 1, except that the signal converter is configured to store the first long preamble in response to the first control signal, transform the first long preamble by a fast Fourier transform into a second long preamble, store the second long preamble, transform sequentially the first data by the fast Fourier transform into second data as the first data sequentially is received, output the second long preamble, store the second data, and to output the second data. Schmidl discloses signal converter 120 (see Fig. 5) that is configured to store the first long preamble (i.e. the training signal embedded in the incoming input signal), to transform the first long preamble by a fast Fourier transform into a second long preamble (See block 126), to store the second long preamble (see the arrow from 126 to 122), to transform sequentially the first data by the fast Fourier transform into second data as the first data sequentially is received, to output the second long preamble, to store the second data, and to output the second data (see page 16, lines 3-36). It would have been obvious to one of ordinary skill in the art at the time of invention to modify Busching as suggested by Schmidl to provide fast timing acquisition of the received

signal and also enable synchronization to a burst signal for proper reception of the burst data frame (see column 16, lines 15-17).

3. Claim 2-4, 6 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Busching and Schmidl, in view of Chen et al. (hereafter, referred as Chen) (2003/0050945).

As to claim 2, Schmidl further shows (see Fig. 5) a Fast Fourier Transform (FFT) processor for processing an Orthogonal Frequency Division Multiplexing (OFDM) signal having a symbol, the symbol including a first long preamble (i.e. the training symbol) and first data, the FFT processor comprising: an input buffer that is configured to temporarily store the first data (122 in figure 5); a memory that is configured to store the first long preamble (122 in figure 5, note that the symbol include data and training symbol (i.e. preamble), page 16, lines 3-36); and an FFT unit that is configured to transform the first long preamble in the memory into a second long preamble in a frequency domain and to store the second long preamble back into the memory, to transform the first data that is temporarily stored in the input buffer into second data in the frequency domain and to store the second data into the memory (blocks 122 and 126 in figure 5). Busching and Schmidl disclose all the subject matters claimed in claim 2 except for a memory bank. However, using memory bank to store a data and/or preamble is well known in the art as evidence by Chen (block 70 in figure 5, page 1, paragraph 0007). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teaching of Chen into the teaching of Busching and Schmidl to reduce hardware cost (column 1, paragraph 0007).

Art Unit: 2611

As to claim 3, Chen further discloses that the memory bank includes first,

second, third and fourth memories (See Fig. 4, blocks 71A-71D).

As to claim 4, Busching, Schmidl, and Chen do not expressly disclose that the input buffer has a single port and stores N/2-samples of the symbol that is input. However, it would have been a matter of design choice and it would have been obvious to one of ordinary skill in the art at the time of invention to use a single port buffer to reduce the cost of the system. Also it would have been obvious to one of ordinary skill in the art at the time of invention to save any number of samples in the memories to meet the system design requirements.

As to claim 6, Schmidl and Chen further disclose the memory bank (block 122 in figure 5 in Schmidl reference using memory bank 70 in Chen reference) is configured to receive the first preamble (signal first coming into the memory/storage from the input signal) and second long preambles (signal coming out of the DFT/FFT and into the memory/storage) and the first data (signal first coming into the storage buffer from the input signal) and second data (signal coming out of the FFT and into the memory) and to output the first and second long preambles and the first and second data so that the memory bank performs an input function and an output function.

As to claim 7, Busching, Schmidl, and Chen do not expressly disclose that each of the first, second, third and fourth memories stores N/2-samples of the symbol. However, saving a certain number of samples of the symbol in each memory is a matter and design choice and it would have been obvious to one of ordinary skill in the

Art Unit: 2611

art at the time of invention to save any number of samples in the memories to meet the design requirements.

4. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Busching, Schmidl, and Chen, further in view of He et al. (hereafter, referred as He) (US 6,098,088).

As to claim 5, Busching, Schmidl, and Chen, disclose all the subject matters claimed in claim 2, except that the frequency converter includes a pipelined radix-2 FFT. He discloses that pipelined radix-2 FFT reduces the processing delay of the frequency conversion and also it has a simpler architecture (see column 1, lines 14-16, column 3, lines 10-12, and column 4, lines 20-22). Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify Busching, Schmidl, and Chen as suggested by He, for reasons stated above.

5. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Philips (US 5,550,812), Applicant's admitted prior art (background of invention), and Busching, further in view of Schmidl.

As to claim 13, Philips discloses an OFDM receiver (see column 1, lines 30-50) comprising: a quadrature detector that is configured to receive an OFDM signal having a symbol, to convert the OFDM signal into a baseband OFDM signal, to generate a real component of the OFDM signal and an imaginary component of the OFDM signal, and to output the real component of the OFDM signal and the imaginary component of the OFDM signal (See column 1, lines 40-44); an A/D converter that is configured to convert the real and imaginary components of the OFDM signal, respectively, into

digital real and imaginary components of a digital OFDM signal, and to output the digital real and imaginary components of the digital OFDM signal (see column 1, lines 44-45): a Fast Fourier Transform processor that is configured to transform the digital OFDM signal by a fast Fourier transform (see column 1, lines 45-46); and a demodulator that is configured to receive the transformed real and imaginary components of the transformed OFDM signal to demodulate the transformed real and imaginary components of the transformed OFDM signal (see column 1, line 46-47). Philips is silent in disclosing that the OFDM signal has a first long preamble. Applicant in the background of invention discloses that OFDM transmitting system transmits a short preamble and a long preamble in the first half of a packet for the purpose of synchronization of a signal. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify Philips as suggested in the background of invention, for the reason stated above. Phillips and background of invention disclose all the subject matters claimed in claim 13, except that the fast Fourier transform processor comprises: a timing acquisition section that is configured to output a timing signal in response to detecting an end point of the first long preamble; a controller that is configured to output a first control signal and a second control signal in response to the timing signal; a signal converter that is configured to store the first long preamble in response to the first control signal, to transform the first long preamble by a fast Fourier transform into a second long preamble, store the second long preamble, transform sequentially the first data by the fast Fourier transform into second data as the first data sequentially is received, to output the second long preamble, store the second

data, and to output the second data; and a frequency domain equalizer that is configured to synchronize the second long preamble and the second data that is output from the signal converter in response to the second control signal with a clock frequency of the fast Fourier transform processor, and to output the synchronized second long preamble and second data. Busching discloses a receiver apparatus (see Fig. 5), wherein means are provided at the receiver for detection of the preamble within the received information signal. Busching discloses a timing acquisition section that is configured to output a timing signal in response to detection of an end point of the first long preamble (see Fig. 5, block 44). Busching discloses that such means initiates (i.e. interpreted as having at least one control signal), as a function of a defined section of the preamble (i.e. end of the preamble, (see column 6, line 19-20)), calculation of the filter coefficients for the frequency domain equalizer filter (see column 11, lines 41-44) in a higher-level computation unit to initialize decryption of the information signal by activating a clock synchronization device (see column 3, lines 27-36). Busching further discloses that the pulse response and the coefficient set for the equalizer filter 51 are calculated with the aid of an FFT (see column 11, lines 40-44). Therefore inherently FFT and equalizer's operation have been controlled by control signals based one the detection of the preamble in the input signal. Busching does not expressly disclose that the equalizer synchronizes the output of the signal converter in with a clock frequency of the fast Fourier transform processor, and to outputs a synchronized second long preamble and second data. However it would have been obvious to one of ordinary skill in the art at the time of invention to synchronize the output of the signal converter

Art Unit: 2611

with a clock frequency of the FFT to synchronously process the data and preamble and therefore prevent having overflows of data. It would have been obvious to one of ordinary skill in the art at the time of invention to modify Philips and Applicant's background of invention, and suggested by Busching to synchronize the receiver. Philips, Applicant's background of invention, and Busching disclose all the subject matters claimed in claim 13, except that the signal converter is configured to store the first long preamble in response to the first control signal, to transform the first long preamble by a fast Fourier transform into a second long preamble, to store the second long preamble, to transform sequentially the first data by the fast Fourier transform into second data as the first data sequentially is received, to output the second long preamble, to store the second data, and to output the second data. Schmidl discloses signal converter 120 (see Fig. 5) that is configured to store the first long preamble (i.e. the training signal embedded in the incoming input signal), to transform the first long preamble by a fast Fourier transform into a second long preamble (See block 126), to store the second long preamble (see the arrow from 126 to 122), to transform sequentially the first data by the fast Fourier transform into second data as the first data sequentially is received, to output the second long preamble, to store the second data, and to output the second data (see page 16, lines 3-36). It would have been obvious to one of ordinary skill in the art at the time of invention to modify Philips, Applicant's background of invention, and Busching as suggested by Schmidl to provide fast timing acquisition of the received signal and also enable synchronization to a burst signal for proper reception of the burst data frame (see column 16, lines 15-17).

Application/Control Number: 10/719,192 Page 11

Art Unit: 2611

6. Claims 14-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Philips, Applicant's admitted prior art (background of invention); Busching, and Schmidl, further in view of Chen.

As to claim 14. Schmidl shows (see Fig. 5) a Fast Fourier Transform (FFT) processor for processing an Orthogonal Frequency Division Multiplexing (OFDM) signal having a symbol, the symbol including a first long preamble (i.e. the training symbol) and first data, the FFT processor comprising: an input buffer that is configured to temporarily store the first data (122 in figure 5); a memory that is configured to store the first long preamble (122 in figure 5, note that the symbol include data and training symbol (i.e. preamble), page 16, lines 3-36); and an FFT unit that is configured to transform the first long preamble in the memory into a second long preamble in a frequency domain and to store the second long preamble back into the memory, to transform the first data that is temporarily stored in the input buffer into second data in the frequency domain and to store the second data into the memory (blocks 122 and 126 in figure 5). Philips. Applicant's background of invention, Busching, and Schmidl disclose all the subject matters claimed in claim 14 except for a memory bank. However, using memory bank to store a signal data and preamble is well known in the art as evidence by Chen (block 70 in figure 5, page 1, paragraph 0007). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teaching of Chen into the teaching of Busching and Schmidl to reduce hardware cost (column 1, paragraph 0007).

Art Unit: 2611

As to claim 15, Schmidl and Chen further disclose the memory bank (block 122 in figure 5 in Schmidl reference using memory bank 70 in Chen reference) is configured to receive the first preamble (signal first coming into the memory/storage

from the input signal) and second long preambles (signal coming out of the DFT/FFT and into the memory/storage) and the first data (signal first coming into the storage buffer from the input signal) and second data (signal coming out of the FFT and into

the memory) and to output the first and second long preambles and the first and

second data so that the memory bank performs an input function and an output

function.

As to claim 16, Chen further discloses that the memory bank includes first, second, third and fourth memories (See Fig. 4, blocks 71A-71D). Philips, Applicant's admitted prior art, Busching, Schmidl, and Chen do not expressly disclose that each of the first, second, third and fourth memories stores N/2-samples of the symbol. However, saving a certain number of samples of the symbol in each memory is a matter and design choice and it would have been obvious to one of ordinary skill in the art at the time of invention to save any number of samples in the memories to meet the system design requirements.

As to claim 17, Philips, Applicant's admitted prior art, Busching, Schmidl, and Chen do not expressly disclose that the input buffer has a single port and stores N/2-samples of the symbol that is input. However, it would have been a matter of design choice and it would have been obvious to one of ordinary skill in the art at the time of invention to use a single port buffer to reduce the cost of the system. Also it would

Art Unit: 2611

have been obvious to one of ordinary skill in the art at the time of invention to save any number of samples in the memories to meet the system design requirements.

7. Claims 18 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Schmidl, in view of Chen.

As to claim 18, Schmidl shows (see Fig. 5) a Fast Fourier Transform (FFT) processor for processing an Orthogonal Frequency Division Multiplexing (OFDM) signal having a symbol, the symbol including a first long preamble (i.e. the training symbol) and first data, the FFT processor comprising: an input buffer that is configured to temporarily store the first data (122 in figure 5); a memory that is configured to store the first long preamble (122 in figure 5, note that the symbol include data and training symbol (i.e. preamble), page 16, lines 3-36); and an FFT unit that is configured to transform the first long preamble in the memory into a second long preamble in a frequency domain and to store the second long preamble back into the memory, to transform the first data that is temporarily stored in the input buffer into second data in the frequency domain and to store the second data into the memory (blocks 122 and 126 in figure 5). Busching and Schmidl disclose all the subject matters claimed in claim 18 except for a memory bank. However, using memory bank to store a signal data and preamble is well known in the art as evidence by Chen (block 70 in figure 5, page 1, paragraph 0007). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to combine the teaching of Chen into the teaching of Schmidl to reduce hardware cost (column 1, paragraph 0007).

Application/Control Number: 10/719,192 Page 14

Art Unit: 2611

As to claim 19, Schmidl and Chen further disclose the memory bank (block 122 in figure 5 in Schmidl reference using memory bank 70 in Chen reference) is configured to receive the first preamble (signal first coming into the memory/storage from the input signal) and second long preambles (signal coming out of the DFT/FFT and into the memory/storage) and the first data (signal first coming into the storage buffer from the input signal) and second data (signal coming out of the FFT and into the memory) and to output the first and second long preambles and the first and second data so that the memory bank performs an input function and an output function.

Allowable Subject Matter

8. Claims 8-11 allowed. The following is a statement of reasons for the indication of allowable subject matter: a comprehensive search of prior art of record failed to disclose, either alone or in combination, a method of transforming an OFDM signal by a fast Fourier transform, the OFDM signal having a symbol, the symbol including a first long preamble, a second long preamble and first data, the method comprising: (a) storing the first long preamble and the second long preamble in first, second, third and fourth memories in sequence as the OFDM signal is received; (b) reading the first long preamble and the second long preamble stored in the first, second, third and fourth memories in response to an end point of the second long preamble being detected, transforming the first and second long preambles by a fast Fourier transform, respectively, into a third preamble and a fourth preamble, and storing in sequence the third and fourth long preambles in the first memory and the second memory; (c) transforming second data that is input after first data is buffered, and the first data that is

directly input, respectively, into third data when the first and second long preambles are transformed into the third and fourth data, storing the third data in the memories in sequence, and outputting the third data stored in the memories; and (d) finishing the fast Fourier transform method when the symbol is a final symbol, and performing (c) when the symbol is not the final symbol.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leila Malek whose telephone number is 571-272-8731. The examiner can normally be reached on 9AM-5:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mohammad Ghayour can be reached on 571-272-3021. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Leila Malek Examiner Art Unit 2611

L.M.

MOHAMMED GHAYOUR SUPERVISORY PATENT EXAMINER